In this paper, we propose a masking scheme to protect ring-LWE decryption from first-order side-channel attacks. In an unprotected ring-LWE decryption, the recovered plaintext is computed by first performing polynomial arithmetic on the secret key and then decoding the result. We mask the polynomial operations by arithmetically splitting the secret key polynomial into two random shares; the final decoding operation is performed using a new bespoke masked decoder. The outputs of our masked ring-LWE decryption are Boolean shares suitable for derivation of a symmetric key. Thus, the masking scheme keeps all intermediates, including the recovered plaintext, in the masked domain. We have implemented the masking scheme on both hardware and software. On a Xilinx Virtex-II FPGA, the masked ring-LWE processor requires around 2000 LUTs, a 20 % increase in the area with respect to the unprotected architecture. A masked decryption operation takes 7478 cycles, which is only a factor 2.6× larger than the unprotected decryption. On a 32-bit ARM Cortex-M4F processor, the masked software implementation costs around 5.2× more cycles than the unprotected implementation.
Introduction
Once the quantum computer is built, Shor's algorithm will make most current public-key cryptographic algorithms obsolete. In particular, public-key cryptosystems that rely on number-theoretic hardness assumptions such as integer factorization (RSA) or discrete logarithms, either in Z * p (Diffie-Hellman) or in elliptic curves over finite fields, will be insecure. On the bright side, there is an entire branch of post-quantum cryptography that is believed to resist mathematical attacks running on quantum computers.
There are three main branches of post-quantum cryptosystems: based on codes, on multivariate quadratic equations or on lattices [2] . Lattice-based cryptographic constructions, founded on the learning with errors (LWE) problem [23] and its ring variant known as ring-LWE problem [17] , have become a versatile tool for designing asymmetric encryption schemes [17] , digital signatures [10] and homomorphic encryption schemes [4, 11] . Several hardware and software implementations of such schemes have appeared in the literature. So far, the reported implementations have focused mainly on efficient implementation strategies, and very little research work has appeared in the area of side channel security of the lattice-based schemes.
It comes as no surprise that implementations of postquantum algorithms are vulnerable to side-channel attacks. Side-channel attacks, as introduced by Kocher [15] , exploit timing, power consumption or the electromagnetic emanation from a device executing a cryptographic implementation to extract secrets, such as cryptographic keys. A particularly powerful side-channel technique is differential power analysis (DPA), introduced by Kocher et al. [16] . In a typical DPA attack, the adversary measures the instantaneous power consumption of a device, places hypotheses on subkeys and applies statistical tests to confirm or reject the hypotheses.
DPA attacks can be surprisingly easy to mount even with lowend equipment, and hence it is important to protect against them.
There are plenty of countermeasures against DPA. Most notably, masking [7, 14] is provably sound and popular in industry. Masking effectively randomizes the computation of the cryptographic algorithm by splitting each intermediate into several shares, in such a way that each share is independent of any secret. This property is preserved through the entire computation. Thus, observing any single intermediate (for example, by a side channel, be it known or unknown) reveals nothing about the secret. However, there are not many masking schemes specifically designed for postquantum cryptography. In [5] , Brenner et al. present a masked FPGA implementation of the post-quantum pseudo-random function SPRING.
In the rest of the paper, we focus on protecting the ring-LWE decryption operation against side-channel attacks with masking. The decryption algorithm is considerably exposed to DPA attacks since it repeatedly uses long-term private keys. In contrast, the encryption or key-generation procedures use ephemeral secrets only [27] .
Our contribution In this paper, we present a compact masked implementation of the ring-LWE decryption function. The masking countermeasure adds a small overhead when compared with the other previous approaches, thanks to a bespoke probabilistic masked decoder designed specifically for our implementation. We implemented the masked ring-LWE decryption on a Virtex-II FPGA and on an ARM Cortex-M4F processor, and tested the side-channel security with practical experiments.
Organization The paper is structured as follows: we provide a brief mathematical background of the ring-LWE encryption scheme in Sect. 2 and describe a high-level overview of the proposed masked ring-LWE decryption in Sect. 3. Next, in Sect. 4 we construct the masked decoder. In Sect. 5, we describe our hardware implementation, and in the next Sect. 6 we describe our software implementation. We analyze the error rates of the decryption operation in Sect. 7. We dedicate Sect. 8 for the side-channel evaluation of both hardware and software implementations and draw conclusions in the last section.
Preliminaries
Notation The Latin letters r , c i indicate polynomials. When we want to explicitly access a coefficient of the polynomial, we write r [i] . Multiplication of polynomials is written as r * c 1 . Coefficient-wise multiplication is denoted as r ·c 1 . The letter m denotes a string of message bits, and q is an integer. Letters with prime x or double prime x represent shares of variable x. Depending on the context, these shares are split either arithmetically x = x + x (mod q) or Boolean x = x + x (mod 2). A polynomial r is shared into (r , r ) by additively sharing each of its coefficients r [i] such that r = r + r .
Ring-LWE For completeness, we give in this section a description of the three major algorithms of the ring-LWE public-key cryptosystem [17] : key generation, encryption and decryption.
The ring-LWE encryption scheme works with polynomials in a ring R q = Z q [x]/( f (x)), where f (x) is an irreducible polynomial of degree n. During the key generation, encryption and decryption operations, polynomial arithmetic such as polynomial addition, subtraction and multiplication are performed. In addition, the key-generation and encryption operations require sampling of error polynomials from an error distribution (typically a discrete Gaussian.)
The ring-LWE encryption scheme is described in this way:
-In the key generation phase, two error polynomials r 1 and r 2 are sampled from the discrete Gaussian distribution. The secret key is the polynomial r 2 and the public key is the polynomial p = r 1 − g * r 2 . After key generation, there is no use of the polynomial r 1 . The polynomial g is globally known. -In the encryption operation of a binary message vector m of length n, the message is first lifted to a ring element m ∈ R q by multiplying the message bits by q/2. The ciphertext is computed as a pair of polynomials (c 1 , c 2 ) where c 1 = g * e 1 +e 2 and c 2 = p * e 1 +e 3 +m ∈ R q . The encryption operation requires generation of three error polynomials e 1 , e 2 and e 3 . -The decryption operation uses the private key r 2 to compute the message as m = th(c 1 * r 2 + c 2 ). The decoding function th is a simple threshold decoder that is applied coefficient-wise and is defined as
Efficiency improvements To achieve an efficient implementation of the encryption scheme, the irreducible polynomial f (x) is taken as x n + 1 where n is a power of two, and the modulus q is chosen as a prime number satisfying q ≡ 1 mod 2n [20, 28] . In this setting, polynomial multiplications can be efficiently performed in O(n log n) time using the number theoretic transform (NTT).
Following [28] , we keep the ciphertext polynomials c 1 and c 2 in the NTT domain to reduce the computation cost of the decryption operation. The decryption operation thus computes the decrypted message as
Here, the symbolr represents the NTT of a polynomial r , and INTT(·) represents the inverse NTT operation. The multiplication ofc 1 ·r 2 is thus performed coefficient-wise (as well as the addition ofc 1 ·r 2 +c 2 .) For convenience, we drop the tildes in the rest of the paper and work with c 1 , c 2 and r 2 in the NTT domain. We furthermore refer tor 2 simply as r . (We recall that the INTT is a linear transformation applied to the n coefficients of a = r · c 1 + c 2 .) The decoding function th applies a threshold function to each coefficient of a as defined in Eq. (1) to output n recovered message bits.
High-level overview
In this section, we give a high-level view of the masked ring-LWE implementation. The most natural way to split the computation of the decryption as Eq. (2) is to split the secret polynomial r additively into two shares r and r , such that
The n coefficients of r are chosen uniformly at random in Z q in each execution of the decryption.
The bulk of the computation from Eq. (2) is amenable to this splitting, since by linearity of the multiplication and INTT operation, we have that
. Thus, we can split almost the entire computation from Eq. (2) into two branches, as drawn in Fig. 1 . The first branch computes on r to determine the polynomial
and the second branch operates on r to determine
The advantage of such a high-level masking is that the operations of Eqs. (3) and (4) can be performed on an arithmetic processor without any particular protection against DPA. (This is because any intermediate appearing in either branch is independent of the secret r . This situation is very similar to, for example, base point blinding in elliptic curve scalar multiplication.) We can reuse an existing ring-LWE processor for these operations and leverage the numerous optimizations carried out for this block [9, 20, 28] .
The final threshold th(·) operation of Eq. (2) is obviously non-linear in the base field F q and hence cannot be independently applied to each branch (Eqs. (3) and (4)). There are generic approaches to mask arbitrary functions. For instance, in [5] , an approach based on masked tables was used. However, these generic approaches are usually quite expensive in terms of area or randomness. In the following Sect. 4, we pursue another direction. We design a bespoke masked decoder that results in a compact implementation. 
Masked decoder
In this section, we describe a compact, probabilistic masked decoder. In the sequel, a denotes a single coefficient and (a , a ) its shares such that a + a = a (mod q). The decoder computes the function th(a) from the shares (a , a ). We also drop the symbol (mod q) when obvious.
First crack
The key idea of the efficient masked decoder is that we do not need to know the exact values of the shares a and a of a coefficient a to compute th(a). For example, if 0 < a < q/4 and q/4 < a < q/2, then a = a + a is bounded by q/4 < a < 3q/4 and thus th(a) = 1, that is, we learnt th(a) from only a few most significant bits from a and a . We can use this idea to substantially simplify the complexity of the masked th function. Figure 2 , left, illustrates the situation from the last paragraph. In this case, 0 < a < q/4 and q/4 < a < q/2, so obviously a can range only from q/4 to 3q/4, and hence th(a) = 1. Analogously to this rule, we can formulate 3 other rules:
Rules
-If q/2 < a < 3q/4 and 3q/4 < a < q then q/4 < a < 3q/4 and thus th(a) = 1. Center and right case 0 < a < q/4, 0 < a < q/4, which does not allow to infer th(a)
What if no rule is hit? In roughly half of the cases, we can apply one of the eight rules previously described to deduce the value of th(a). However, in the other half of the cases, none of the rules applies. A representative case of this event is shown in Fig. 2 , center and right. In both cases, 0 < a < q/4 and 0 < a < q/4. This situation is not covered by any of the eight rules previously described. We see that in the center sub figure th(a) = 0, while in the right sub figure th(a) = 1, so in this case the quadrants of each share a and a do not allow us to infer th(a).
The solution in this case is to refresh the splitting (a , a ), that is, update a ← a + 1 and a ← a − 1 for certain 1 . (This refreshing 1 naturally preserves the unshared value a = a + a .) After the refreshing, the eight rules can be checked again. If still no rule applies, the process is repeated with a different refreshing value i . Note that in each iteration of the step, roughly half of the possible values of (a , a ) ∈ Z q × Z q are successfully decoded, and thus the amount of pairs (a , a ) that do not get decoded shrinks exponentially with the number of iterations. In our implementation, N = 16 iterations produces a satisfactory result. This will be studied in detail in Sect. 7.1.
Optimal cooked values for i
One can determine a sequence of i values that maximizes the number of pairs successfully decoded after N iterations. We performed a first-order search for such a sequence of i values. Each i maximizes the number of successfully decoded pairs after i − 1 iterations. For q = 7681, the sequence of i shown in Appendix A was found.
Architecture The hardware architecture for the masked decoder follows from the previous working principle description. Our implementation is shown in Fig. 3 . From left to 1 We use here the term "refresh" to refer to the process of modifying the masked representation (a , a ) of a without modifying the unshared value a, but, contrary to other contexts in the literature, we do not imply that we are pumping new randomness in the new representation. right, we see the first refreshing step by the constants i . The constants i vary from iteration to iteration. After the refreshing step, the quadrant function is applied to each share a , a . This quadrant function outputs x if a belongs to the x-th quadrant, and thus the output consists of 2 bits. These blocks are essentially 13-bit comparators, and thus relatively inexpensive in logic. 2 The subsequent rule checking on (q , q ) is performed by a masked table lookup that is described in the following section. The whole process is repeated N = 16 iterations, and this number of iterations stays fixed even if the decoding is successful after the few first iterations.
Masked table lookup
The final step in the masked decoder is a masked table lookup. This table implements the rules described in Sect. 4.1, and essentially maps the output of each quadrant q i and q i (2 bits each) after the i-the iteration (i ∈ [1, N ]) to a (Boolean) masked output bit value (m i , m i ). In our specific implementation, we have other inputs: the result of the decoding from the previous iteration (m i−1 , m i−1 ) and an extra randomness bit r (fresh at each of the N iterations for each of the n coefficients). This is a well-studied problem that arises in other situations (for instance, when masking the sbox lookup in a typical block cipher) and there are plenty of approaches here to implement such masked table lookup.
Hardware In hardware, we opted for the approach of masked tables as in [30] . We set m i ← r and we compute
. The function f essentially bypasses the previous decoded value when no rule applies to q i , q i by setting the output m i to r + m i−1 + m i−1 (refreshing the content of the output registers). If a rule applies to q i , q i , it sets the output m i accordingly. By doing this, we can register always the output of this table and no control logic to enable such output register is needed (it is implicitly integrated into this masked table.) This is the reason why the table sees also the previous decoded value m i−1 and m i−1 .
The usual precautions are applied when implementing f . For our target FPGA platform, we carefully split the 7-bit input to 1-bit output function f into a balanced tree of 4-bit input LUTs, in such a way that any intermediate input or output of LUTs does not leak in the first order. Note that here we are assuming that each LUT is an atomic operation. If stronger security guarantees are needed, other approaches to implement such function f should be followed. When implemented in an ASIC, it may be preferable to store this masked table in ROM (since the contents of the table are immutable and the size is small).
The output of this table is (Boolean) masked, and thus no unmasked value lives within the implementation. This is suited for consumption of a masked AES module (say) after some preprocessing as will be detailed later. We stress that we use masked tables on the output of the quadrants. This is the key for our reduced area requirements, as will be explained in Sect. 5.
Software For the software implementation of the masked table lookup, we base our approach on the previous hardware description. We first write an unmasked decoder in a (software) bitsliced way, and then apply the method of [1] to provide "gate-level" masking to the bitsliced software implementation. More details are given in Sect. 6.
Hardware implementation
We implemented the fully masked ring-LWE decryption system with the proof-of-concept parameter set (n, q, s) = (256, 7681, 11.32) first introduced in [13] , corresponding to a medium-term security level. Note that these concrete choice of parameters is not meant to be deployed. The target platform is a Xilinx Virtex-II xc2vp7 FPGA. The HDL files were synthesized within Xilinx ISE v8.2 with optimization settings set to balanced and KEEP HIERARCHY flag when appropriate to prevent optimization of security-critical components. We base our arithmetic processor on the design from [28] .
Area
In our case, a single arithmetic coprocessor performs serially the computations of Eq. (3) and then that of Eq. (4). This incurs in a very slight area overhead (only the control microcode is slightly modified, plus the masked decoder), at the obvious cost of an increased execution time. In comparison to the unprotected version, our protected decryption scheme consumes more memory as now we store two shares r and r of the secret polynomial r , and the two output polynomials a and a from the two INTT operations.
In Table 1 , we can see that the proposed masking of the ring-LWE architecture incurs an additional area overhead of only 301 LUTs and 129 FFs in comparison to the unprotected version. This additional area cost is mostly due to a pair of masked decoders. Due to its low area overhead, we chose to keep two masked decoders in parallel, decoding two coefficients simultaneously. (This nicely fits with the memory organization of the arithmetic coprocessor, since it fits two 13-bit coefficients in each memory word.) Thus, we use two addition and subtraction circuits for the refreshing with i (accounting for 160 LUTs) and two masked tables (90 LUTs in total).
We note that we could straightforwardly reduce the additional area cost by reusing the 13-bit addition and subtraction circuits present in the arithmetic coprocessor. Since during a decoding operation, the arithmetic coprocessor remains idle, reusing of the addition and subtraction circuits does not cause any increase in the cycle count. For simplicity, we did not implement this approach.
Cycle count
The cycle count for our approach is decomposed in the computation of Eqs. (3) and (4) Note that these results are not directly comparable with [28] , since the latter were obtained from a more advanced Virtex-6 FPGA, which has 6-bit input LUTs and superior routing mechanisms in comparison to our target FPGA than Eq. (3) since there is no addition present in the second branch.
The two-way parallel masked decoder takes 1 2 ×n × N + cycles to decode all the coefficients into message bits. In our case with n = 256, N = 16 the masked decoder takes 2048 cycles. Thus in total, a masked decryption operation requires 7478 cycles. The arithmetic coprocessor and the masked decoder run in constant time and constant flow.
Comparison with an elliptic-curve cryptosystem
We compare our protected decryption scheme with the unprotected high-speed elliptic curve scalar multiplier architecture proposed by Rebeiro et al. in [22] .
Trade-offs
The previous figures are subject to trade-offs. If smaller latency is desired instead of a compact implementation, two coprocessors can perform the two computations of Eqs. (3) and (4) in parallel. Trade-offs also apply to the masked decoder, and the parallelization could be extended easily to reduce latency in this stage. Since the BRAMs present in the Xilinx FPGAs support reading of multiple consecutive words, we could keep more pairs of masked decoders in parallel and reduce the number of cycles. Another alternative is to keep the masked decoder in pipeline with the polynomial arithmetic block. Such type of setting is suitable for systems where many decryption operations are performed in a chain. While the masked decoder works on the coefficients of a previous computation, the polynomial arithmetic unit processes new ciphertexts. Since the masked decoder is faster than the polynomial arithmetic unit, the cycle count of the masked decoder is not an overhead in such type of setting. But of course, in this situation we could not reuse the arithmetic circuitry of the arithmetic coprocessor for the refreshing operation of the masked decoder.
Maximum frequency
We note that the arithmetic coprocessor is a very optimized unit with a complex pipeline organization. We thus insert two pipeline stages in the masked decoder to match the maximum frequency of the whole system to that of the arithmetic coprocessor. In this way, the design can run up to almost 100 MHz. The critical path is inside the arithmetic multiplier.
Software implementation
We wrote a software implementation of the complete system for an ARM Cortex-M4F with the same parameter set as the previous section. This Cortex-M4F is a popular and powerful embedded platform. It has a 32-bit word size, 13 generalpurpose registers, its instruction set supports single-cycle 32-bit multiplications and 16-bit SIMD arithmetic.
Arithmetic operations
Our implementation for the arithmetic part (the two branches from Eqs. (3) and (4)) follows the lines of de Clercq et al. [9] . We remind here the key ideas of the software implementation. Each coefficient requires 13 bits of storage for q = 7681, and we therefore store two coefficients in every processor word. We use the negative-wrapped NTT along with computational optimizations from [28] to implement the polynomial multiplication. We can reduce the number of memory accesses, pointer operations, and loop overhead by 50 % by performing a twofold unrolling of the inner loop of the NTT transformation. The expensive calculation of twiddle factors can be avoided by storing precomputed twiddle factors and inverse twiddle factors in a lookup table. The code is constant time and constant flow (SPA resistant.). Since each branch operates on only one share, no special protection against DPA is required.
Masked decoder
Quadrants The quadrant operation is implemented in a constant-time and constant-flow way. It relies on arithmetic substraction to perform successive comparisons against q/4, q/2 and 3q/4. From these comparisons, the quadrant result is constructed by bitmasks. As in the previous paragraph, since each quadrant operates on a single share, no further DPA protection is required.
Table lookup
The table lookup is the most sensitive part since it sees both shares q and q . We mask the table lookup following [1] . This approach takes as input an unprotected software bitsliced implementation written as a straight-line sequence of XOR and AND instructions. Then, the input data are shared in a Boolean fashion and the instructions are replaced by its secure equivalent. The masked XOR operation is very easy to derive; the masked AND instruction is more ellaborate due to the non-linearity of the operation. The dataflow for the AND instruction is represented in Fig. 4 . It is essentially Trichina's masked AND gate.
We wrote the unmasked function that applies the rules of Sect. 4 (including output feedback) in a bitsliced fashion. We then used espresso [29] and MisII (part of Octtools) for logic minimization and synthesis into XOR and AND "gates"
Fig. 4 Trichina AND gate. This masked computes the unshared function c = ab. Each variable a is shared into two shares a 1 , a 2 . This is the construction we use for our secure AND instruction in our software implementation = instructions. We then substituted the XOR and AND instructions for its secure equivalents. We perform 32 table lookups (for 32 different coefficients) concurrently, and the decoder always performs 16 iterations. This part (a series of XOR and AND) was prototyped in C and the assembly output carefully inspected.
Timings
In Table 2 , we can see an overview of the time required for each major operation. Note that while the arithmetic part is heavily optimized, we did not focus on achieving the fastest implementation in the masked decoder implementation. The most expensive part of arithmetic computation is the inverse NTT, requiring 39k cycles. The computation of Eq. (3) takes around 43k cycles. The masked decoder takes around 168k cycles. (Most of the time goes to computing the quadrant functions. An assembler version for these functions would greatly benefit the overall timing.) The overhead in cycles for the masked version is around 5.8 times more cycles.
Discussion

Error rates
Cryptosystems based on ring-LWE are inherently probabilistic. This means that there is a non-zero probability that the recovered plaintext after ring-LWE decryption is not exactly the plaintext before encryption. In our case, due to the probabilistic nature of our masked decoder approach, there is a second source of noise. Since the number of iterations of the masked decoder is finite, there are some pair values (a , a ) that will not get decoded within the fixed finite number of iterations. In this section, we first explain the error rate of the probabilistic decoding in isolation, and then we switch to the global system error rate and point out strategies to mitigate it.
Errors due to the probabilistic decoding In this section, we assume that the plaintext bit is 1 and the unmasked input a to the masked decoder is in (q/4, 3q/4). The additional error due to the probabilistic masked decoder is the probability p e that (a , a ) does not get successfully decoded. Let us write p s = 1 − p e . This probability p s is influenced by two distributions. We have that
where the sum is taken over a ∈ (q/4, 3q/4 The distribution Pr[successful decode|a] is shown in Fig. 5 . We see that the decoder performs best when a ≈ q/2, in which case all possible inputs get decoded correctly. Only when the input value a approaches q/4 or 3q/4, the performance degrades. When using a larger number of iterations N = 16, this effect is less pronounced when compared to N = 2 iterations, as Fig. 5 shows.
On the other hand, it is easy to see that not all unshared inputs a to the decoder are equally likely. By the construction of the ring-LWE decryption function, the unshared input to the decoder a is either centered around q/2 (resp. 0) when the message bit is 1 (resp. 0). This distribution Pr[a] is plotted in Fig. 6 . These two observations combined produce a nice interaction between the prior distribution Pr[a] of a (given by the ring-LWE decryption) and the success distribution of the masked decoder Pr[successful decode|a] as in Eq. (5). Namely, values of a that are difficult to decode (those with low Pr[successful decode|a]) are quite unlikely to appear as input to the masked decoder (their Pr[a] is also low). This positive interaction keeps the global error rate of the system quite low. This is precisely quantified in the next paragraph. Global error rate and number of iterations We performed simulations to estimate the global error rate and determine the required number of iterations N in our design. Over 10 6 bits, the average error per bit using a deterministic decoder was p baseline = 3.634375 × 10 −5 . This is a baseline error intrinsic to the ring-LWE construction. When we plug in the probabilistic decoder, the global, end-to-end, error rate per bit p g increases. ( We have p g = p baseline + p e .) In Table 3 , we can find the global error rate for different values of the number of iterations N of the decoding. At N = 3, for instance, the error rate is p g = 1.7844 × 10 −3 , which is ≈ 49 times larger than p baseline . As already hinted, the error rate quickly decreases with N (roughly exponentially, as can be see in Fig. 7) . In our design, we set N = 16 (we iterate 16 times per coefficient) as a balanced trade-off between cycle count and error rate. The impact of the masked probabilistic decoder on the global error rate is quite low, adding less than 20 % to the intrinsic error rate when compared to a deterministic decoder, as it can be see in Table 3 . We note that one could generalize the masked decoder to trade area for less number of iterations. For details, see Appendix C.
Comparison with other decoding strategies
We are only aware of a similar masked decoder, the one presented in [5] . There, the authors resort to a generic masking method, namely masked tables, to perform the decoding. Translating the ideas of [5] in our context, we would need two tables of 2 13 bits (one of them random). For a smaller group Z d with d = 257, the authors report an utilization of 1331 slices on a Virtex 6 FPGA. The results in slices are not directly comparable with ours, we point out that the size of the masked table following the approach of [5] grows linearly in the group size q, while for our solution the size of the masked table stays constant (independent of q) and the quadrant blocks grow only logarithmically in q. The cycle count, however, is larger in our solution. The critical observation of our masked decoder is that we can compress the input coefficient shares a and a to a mere two-bit per share (the output of each quadrant) and then perform the decoding based on the information of the two quadrants (4 bits).
Post-processing
Albeit the computation from Eq. (2) is commonly referred as the "ring-LWE decryption", the decryption process should include a post-processing on the recovered message m. This post-processing consists of error correction and padding verification.
Linear codes with masking One approach to deal with the probabilistic nature of the ring-LWE decryption system is to use forward error correcting codes (FEC). The message prior to encryption is encoded using a FEC and the resulting composite is ring-LWE encrypted. The output of the ring-LWE decryption should be corrected for errors, preferably in the masked domain. For syndrome decoding of linear codes, this can easily be done by masking the syndrome table. A clever choice of the linear code (for example, perfect codes) can allow very easy masked implementation. (The only perfect linear codes are repetition, Hamming and Golay codes.)
Padding schemes As presented, the ring-LWE system is malleable. CCA security can be achieved with a padding mechanism. The Fujisaki and Okamoto [12] padding scheme is known to work with ring-LWE [19] . This padding scheme makes use of standard symmetric cryptographic constructions whose masked implementations are well studied. We point out that key-encapsulation mechanisms may result in a more compact and simpler implementation. We remind that the Fujisaki-Okamoto padding scheme requires a negligible decryption error rate for honestly generated ciphertexts, 3 as explained by Peikert [19] . Thus, the designer must ensure that the global error rate due to the intrinsic noise of ring-LWE and the probabilistic decoder is negligible. This can be achieved with FEC as previously described.
A formal generic analysis to choose an FEC code that sets the error rate to, say, 2 −80 or 2 −128 , is not straightforward. The analysis is greatly simplified if one chooses (n, p, s) parameters such that there is no error contribution due to those parameters and at the same time a required bit security level is maintained. We leave this for a future work.
Extension to higher-order security
We point out that the approach laid out in Sect. 3 scales quite well with the security order. To achieve security at level d + 1, one would need to split the computation of Eq. (2) into d branches analogously to Eq. (3). The masked decoder can follow the same principles with the appropriate modifications. The complexity of this decoder obviously grows. Generic approaches to perform this computation have been discussed in [3, 8, 24 ].
Evaluation
In this section, we evaluate both the hardware and the software implementations described above.
We provide a very advantageous setting for the adversary: we assume that the evaluator knows the details about the implementation (for example, pipeline stages and register allocation). In addition, we assume that while guessing a subkey, the adversary knows the rest of the key. These assumptions allow to comfortably place predictions on intermediates arbitrarily deep into the computation. While this may represent a very powerful attacker and somewhat unrealistic, the algebraic structure of such cryptosystem may help the attacker to predict deep intermediates with relatively low effort. In the Appendix B, we describe an attack on half-masked ring-LWE decryption that uses these ideas. This stresses the necessity of masking the decoding function entirely.
The evaluation methodology to test if the masking is sound is as follows. We first proceed with the first-order key-recovery attacks when the randomness source (PRNG) is switched off. We demonstrate that in that situation the attacks are successful, indicating that the setup and procedure are sound. Then we switch on the PRNG and repeat the attacks. If the masking is sound, the first-order attacks shall not succeed. In addition, we perform second-order attacks to confirm that the previous first-order analyses were carried out with enough traces.
We modeled the power consumption as the Hamming distance between two consecutive values held in a register, and used Pearson's correlation coefficient to compare predictions with measurements [6] .
Hardware implementation evaluation
Measurement setup We implemented the full design on a SASEBO G board. The design was clocked at 18.75 MHz and the power consumption was sampled at 500 MS/s. This platform is of very low noise.
We test 4 different points which covers all the relevant parts of the computation. The targets are the first 13-bit coefficient of r · c 1 + c 2 , the first 13-bit coefficient of r · c 1 , the first input coefficient to the shared decoder and the first output bit.
PRNG off We first begin the experiments when the PRNG is off. That is, the sharing of r into r and r on each execution is deterministic. This would not happen in practice, as an active PRNG would randomize the representation of r in each execution. In our setting, this would mean that the masking is switched off.
In Fig. 8 we draw the result of correlating against the 4 intermediates with 10,000 traces. On top, we draw a mean Fig. 9 , but with PRNG on. The correct subkey is no longer identifiable. This is expected and means that the masking is effective correlation coefficient as the number of traces increases for the first two intermediates. We can see that starting from 100 traces, the attack is successful. A similar behavior was observed for other intermediates. In Fig. 10 , we draw the result of the previous analysis when the masks are switched on. This corresponds to the situation that an adversary would face in reality. We can see that the correct key guess is no longer distinguishable, even when using 10,000 traces. We repeated the same experiments for other intermediates and other intermediate positions with identical results.
PRNG on
Second-order attacks
To confirm that we used enough traces in our previous analyses, we perform here second-order attacks on the masked implementation with the PRNG on. We will focus on the masked decoder. In Fig. 11 , we draw on the top a mean curve in the region of 7400-7700 cycles, corresponding to the end of the masked decoding. We target one output bit of the decoding: m [254] .
In Fig. 11 , we first begin by correlating against masks and masked values. This is a test scenario, since for this attack we need to know the masks, something that would not happen in a real deployment. Correlations with masks or masked value yield high correlation as expected (ρ = 0.32 and ρ = 0.34, respectively). In contrast, when correlating against the unshared value (in light blue), the correlation coefficient does not traverse the confidence interval for ρ = 0. This indicates that the masking is effective. We can repeat the same attack against centered and squared traces [7, 21] . This is effectively a second-order attack and is expected to work. It is shown in magenta in Fig. 11 , and we can see that the attack succeeds. Using the centered absolute value to pre-process traces also works as expected, as shown in yellow.
In Fig. 12 , we can see the evolution as a function of the number of traces. We can see that starting from ≈2000 measurements, this second-order attack is successful. This confirms that the first-order attacks from above were carried out with enough traces, since a second-order attack is already successful starting from ≈2000 measurements.
We remark that the relatively low number of traces required for the second-order attack is due to the very friendly scenario for the evaluator. The platform is of low noise and no other countermeasure except masking was implemented. In practice, masking needs a source of noise to be effective, and consequently the higher-order attacks would be harder to mount, requiring more traces [7] and more computation [25] ( Fig. 13 ).
Software implementation evaluation
Measurement setup We deployed the masked software implementation on a 32-bit ARM STM32F407VG Cortex-M4. The MCU operates at 168 MHz and has 192 kB of SRAM. We take contactless power measurements from a decoupling capacitor in the power loop with a Langer LF2-5 H-field probe and 20 dB amplification. This laboratory setup is of very low noise. DPA on an unprotected byte-oriented AES succeeds with 20 traces. We focus the evaluation on the most challenging part: the masked decoding operation. Figure 14 shows the successful correlations when the adversary knows the secret PRNG seed. This serves to confirm that our setup is sound. We selected many different intermediates within the table lookup operation and used 20k traces to produce a good-looking picture. The maximum absolute value for the correlation against the correct key hypothesis is around |ρ| ≈ 0.71. In Fig. 15 , top, we see the evolution of sample correlation coefficient as the number of curves at timesample 1390. We can see that starting from less than 100 traces, the attack is successful, since the correct subkey stands out from all other competing key hypotheses.
Masks off
Masks on When the PRNG output is unknown, first-order attacks are expected not to work. This is the case in our implementation. In Fig. 15 , middle, the evolution of the correlation coefficient is plotted at the same timesample 1390. The correct subkey is indistinguishable among competing ones. Similar observations apply to the entire timespan.
Second-order attacks
We also performed second-order attacks. Note that our implementation does not claim secondorder security. One can see from Fig. 15 , bottom, that second-order attacks begin to work from a couple of hundred measurements. This means that the previous analyses were carried out with enough number of measurements (up to 20k measurements). Similar observations apply here: our software setting is very friendly toward the evaluator, since there is no additional noise present in the measurements. In reality, one would always implement masking along with a source of noise to be effective. 
Horizontal DPA attacks
During the decoder operation, the input coefficients are refreshed N − 1 = 15 times with publicly known offsets i . The device thus handles consecutively the values a , a + 1 ,…, a + 1 + · · · + 15 . This may enable a horizontal DPA attack [18] during the operation: the adversary may collect a single trace, split it into 16 chunks and then perform a DPA on these 16 chunks to recover the mask a . Once the masks from all traces are discovered, a first-order, vertical DPA applies.
There are two factors that mitigate this threat. First, we note that the adversary is given a very limited number of traces to recover each mask (namely, N = 16). Secondly, this attack can be easily prevented by shuffling the public coefficients i . This randomizes the order of execution of each refreshing with i , and thus the exposure to horizontal DPA attacks is minimized.
Conclusion
In this paper, we described a practical side-channel protected implementation of the lattice-based ring-LWE asymmetric decryption. Our solution is based on the sound principles of masking and incurs in a manageable overhead (in cycles and area). A key component of our solution is a bespoke masked decoder. Our implementation performs the entire ring-LWE decryption computation in the masked domain.
text. The ciphertext c 1 has the following structure: all the coefficients are fixed except c 1 26 , may produce a cumbersome attack. However, one can apply techniques of partial correlation [6] to alleviate the computational effort of DPA on large word sizes [31] . We have experimented that in practice it makes sense to first recover r [0] (this is easier due to larger non-linearity of the modular multiplication) and then β (which may be harder due to the low non-linearity of the modular addition), splitting the 2 26 effort in two 2 13 steps.)
